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I. INTRODUCTION

F
OR ADVANCED wireless communication systems, a universal software-defined radio (SDR) provides a tunable platform over a wide frequency range. The popular SDR platforms encompass a multi-band/multi-standard system ranging from 1 to 6 GHz. To achieve a receiver RF front-end (RFE) operating for the multi-band/multi-standard system, a wideband solution is more flexible and less complex than a combination of multiple narrowband ones for system-on-chip (SoC) integration [1] - [3] . However, this preference poses stringent requirements on the RFE, such as a low noise figure (NF) and high linearity over a wide frequency range [4] , [5] .
Despite its wide use in a wideband RFE due to its high integration and low power consumption, direct-conversion architecture confronts some design challenges such as a low output dc offset and a high linearity characterized by input second- and third-order intercept points ( and ). A double-balanced down-conversion mixer can generally decrease an output dc offset, owing to its low local oscillator (LO) self-mixing and second-order intermodulation distortion (IMD). Fig. 1 illustrates several wideband direct-conversion RFE architectures. The block diagrams of these architectures commonly consist of a wideband low-noise block (LNB) and a wideband in-and quadrature-phase (I/Q) demodulator. The LNBs used in them are different and may be classified as Type-I [1] , [2] , Type-II [3] , and Type-III [6] . Type-I has the most compact chip size than the other types when a wideband balun low-noise amplifier (referred to as balun-LNA) is used in an LNB. Nevertheless, a balun-LNA might suffer from an inferior balanced output signal, degrading in the subsequent stage. In addition, the balun-LNA exhibits an NF of more than 3 dB below 6 GHz [7] . Conversely, using a wideband passive balun, which possesses high common-mode rejection ratio (CMRR) and consumes no dc power in Type-II significantly mitigates degradation of the subsequent stage. However, this design must occupy a large chip size when integrating this bulky passive component in an SoC. What is more, the integrated passive balun with a low quality factor that precedes a low-noise amplifier (LNA) significantly aggravates the NF of a wideband receiver. Despite Type-III having a superior NF to that of Type-I and Type-II, owing to the removal of RF balun at the receiver input, the disadvantages of integrating a passive balun in an SoC is the same as those of Type-II.
This paper proposes a low-noise and high-linearity wideband flip-chip CMOS RFE stacked with glass integrated passive devices (GIPDs). In the past, a number of GIPD designs have been proposed for RFE applications [8] - [10] . In [8] , the performance of the bandpass filter and diplexer using GIPD technology was investigated and compared with those using silicon and lowtemperature co-fired ceramic (LTCC) technologies. Recently, parametric designs of a Marchand balun [9] and balun bandpass filter [10] using GIPD technology were developed based on a modeling approach. Previous works [11] - [13] also used integrated passive devices (IPDs) with a high -factor in individual RF active circuitry to improve various performances such as chip size, phase noise, and NF. For receiver system integration, GIPD baluns were used at the RF and LO inputs of a CMOS RFE [14] , [15] , but unfortunately, these integration techniques are suitable for narrowband applications, and their placing the GIPD balun at the RF input is detrimental to the NF. In this paper, using GIPD and flip-chip technologies not only improves RF performance of a wideband RFE, but also achieves a compact RFE module size by vertical stacking of the CMOS chip and GIPDs. This paper also elucidates how coupling between the flipped CMOS chip and GIPD balun affects the RFE linearity. Furthermore, an attempt is made to improve linearity of a wideband RFE by using a post-distortion (PD) linearizer in the wideband I/Q demodulator. Fig. 2 illustrates the proposed wideband RFE architecture. A wideband single-ended LNA is adopted to avoid the need of an RF input balun and reduce power consumption as well as chip size. Importantly, is critical for a wideband direct-conversion RFE because the related second-order IMD caused by in-band interference often desensitizes the baseband detection [4] . In general, a double-balanced down-conversion mixer can be used to reduce this effect, and therefore a balun between a single-ended LNA and a wideband I/Q demodulator is necessary for performing single-to-differential conversion.
II. WIDEBAND RFE ARCHITECTURE
Despite having a dense CMOS integration, a wideband active balun exhibits a lower CMRR than that of a wideband passive balun [16] . This feature significantly degrades the of a down-conversion mixer because the imbalanced amplitude and phase occur in the differential RF input signal [17] . However, although an on-chip passive balun has a high CMRR over a wide frequency range [18] , [19] , its bulky winding makes it difficult to be integrated into an SoC when an RFE operates below 6 GHz. In contrast, a flipped CMOS chip stacked above a GIPD balun with a high -factor is proposed in this study. It can thereby achieve a compact CMOS chip size and meanwhile avoid the undesired silicon substrate noise coupling through the CMOS inductive components [20] . Fig. 3 shows the cross section of GIPD and flip-chip CMOS technologies. Metal-1 and Metal-3, which are used to fabricate inductors and balun, are the 3-m-thick layer of aurum (Au) and 10-m-thick layer of copper (Cu), respectively. Metal-2, which has a 3-m-thick layer of Cu, is used exclusively for the bottom electrodes of capacitors. The bypass capacitors for supply noise filtering are fabricated using GIPD technology. RF signals and dc biases between the flipped CMOS chip and GIPD substrate are connected by using solder bumps, which have a diameter of 100 m. To achieve a compact stacked RFE package size, the flipped CMOS chip fully covers the GIPD balun.
In this study, the designs of GIPD inductors and balun are performed using Ansys' High Frequency Structure Simulator (HFSS). Fig. 4 illustrates GIPD inductor testkeys, which are 2.5 turns (referred to as N25), 3.5 turns (referred to as N35), and 4.5 turns (referred to as N45), respectively. Fig. 5 illustrates the simulated and measured inductances, as well as -factors of these inductor testkeys. It is seen from this figure that the simulation and measurement results correlate well with each other. Generally speaking, with the help of high-GIPDs, the power consumption of the CMOS circuit can be less wasted on compensating for the inferior RF performance caused by low-CMOS passive devices. Furthermore, the production cost of GIPDs may be lower because the fabrication process involves only the metal layers on the glass surface. Due to high -factor and low production cost, GIPDs have become more and more popular for RF system-in-package applications. 
III. CIRCUIT DESIGNS
A. Wideband Low-Voltage LNA With GIPD Inductors
From an RF link budget design perspective, the performance of an LNA dominates the receiver sensitivity. Therefore, a wideband LNA must feature input matching to an RF source impedance of 50 , flat gain, and low NF over a wide frequency range. Fig. 6 illustrates the design of the proposed wideband low-voltage LNA. The circuit schematic shown in Fig. 6 includes a driver stage and a buffer stage. The former comprises transistors and with a gate width of 30 and 50 m, respectively. The latter is composed of transistors and with a gate width of 20 and 32 m, respectively. Using a GIPD inductor N25 with a value of nH substantially improves the interstage matching between the driver and buffer stage. Notably, the parasitic effects of connecting to the GIPD inductor are considered in this interstage matching. Moreover, the threshold voltage of is lowered using the self-forward body-bias technique, thereby reducing the supply voltage . Despite occupying a small chip size, a complementary LNA without an input series inductor suffers from a stringent tradeoff between input and noise matching. According to Fig. 7 , the simulated minimum NF and the maximum input reflection coefficient for the LNA without strongly depend on the feedback resistor within 1-6 GHz. Therefore, to achieve an input matching of below 10 dB over 1-6 GHz, another N25 inductor with nH is used to reduce the input mismatching at higher frequencies when using an of 800 to achieve an NF below 2.4 dB, as shown in Fig. 7 . The lower plot of Fig. 8 indicates that the input reflection coefficient of below 10 dB over 1-6 GHz is achieved when using . Without considering the noise contributed by the buffer stage, noise factor of the LNA with is derived as (1) where , , , , , and are the parasitic resistance of , input impedance of buffer stage, -factor of , equivalent transconductance of driver stage, thermal noise coefficient of transistor, and ratio of transconductance to zero-bias drain conductance, respectively. Equation (1) indicates that dominates the of the LNA when and are designed for input and noise matching.
The LNA consumes 3.8 mW from a 1.5-V supply. The upper plot of Fig. 8 reveals that the NF of the LNA with is lower than that of the LNA without , due to the improvements of input and noise matching. In this figure, the LNA with GIPD exhibits a lower NF than that of the LNA with CMOS . This finding is attributed to the use of GIPD with a higher value of 17-24 within 1-6 GHz. Additionally, also forms a gain peak at higher frequencies, subsequently extending the 3-dB gain bandwidth of LNA [21] . Fig. 9 illustrates the circuit schematic of the proposed common-gate (CG) double-balanced Gilbert mixer. The transconductance (referred to as ) stage comprises transistors and . Basically, it uses a capacitive cross-coupled common-gate (CCC-CG) topology to boost the capabilities of current-driving and noise suppression [22] . In this stage, a symmetric center-tap inductor is used to resonate with the gate-source capacitance of and . Owing to its high inductance, the routing complexity and area of occupation are major issues in choosing an appropriate implementation technology for this inductor. In this work, the inductor was finally realized in CMOS rather than GIPD process based on a thorough consideration of these issues.
B. Down-Conversion Mixer With a PD Linearizer
The switching stage comprising transistors are biased near of a transistor to diminish the noise contribution caused by nonideal switching. Meanwhile, utilizing the PD linearizer comprising transistors and further Fig. 10 . Nonlinear equivalent half-circuit of a combined stage and PD linearizer in which the gate-source capacitance of is neglected due to small device size. The negative feedback gain is equal to unity due to that is much larger than .
enhances and of the mixer. Furthermore, a differential common-source (CS) IF amplifier, which is not shown in Fig. 9 , cascades after the mixer. The maximum available IF bandwidth of this mixer, limited to the RC time constant of the load resistance and capacitance, is about 300 MHz.
Generally speaking, the stage dominates the linearity of a mixer. Empirically, the second-order nonlinearity of the stage degrades the of a mixer when device mismatch or differential imbalance exist [17] . The PD linearizer, which has a low noise contribution, has been used in [23] to improve the linearity of an LNA. Similarly, this work uses a PD linearizer to improve the linearity of the mixer stage and subsequently enhance and of the mixer. Fig. 10 shows the nonlinear equivalent half-circuit of a combined stage and PD linearizer in which is the real part of output impedance of the LNA, and is the primary to secondary inductance ratio of the transformer. Accordingly, the source resistance in this half-circuit is set at . In Fig. 10 , the drain current of partially cancels the drain current of . Consequently, the IMD output currents of can also be cancelled by those of . With Taylor-series expansion, the nonlinear drain currents of and are expressed as
where and are the th-order transconductance of and , respectively, in which equals of , and is the th-order impedance ratio of drain to source of . With the help of Volterra series, the second-and third-order IMD output currents of the combined stage and PD linearizer are given as (5) (6) where (7) (8) (9) (10) (11) and parameters and denote the difference and sum frequencies of a two-tone signal, respectively. In (11) , and are parasitic resistance of and series -factor of , respectively. Since the factor in (10) is a low-resonant response, and exhibit a weak frequency-dependent characteristic within the operating frequency range, resulting in a wide linearization bandwidth. Moreover, the ratio is negligible due to that is biased at a much lower drain current than . Furthermore, the effects of and are ignored if and are far away from the resonant frequency. Therefore, according to (5) and (6), and are cancelled when and are set equal to and , respectively, in the resonant frequency. Nevertheless, the PD linearizer slightly degrades conversion gain and NF of the mixer, owing to the reduction of effective transconductance given in (8) of . Therefore, the PD linearizer should be biased in a low drain current region to achieve the cancellation conditions of and without substantially sacrificing gain and NF of the stage. Accordingly, and with a gate width of 6 m are set to obtain an optimum design between conversion gain and linearity. Additionally, body-biasing voltage is applied to and for trimming the and values, thus assisting to cancel and . The stage that uses the CCC-CG topology has an input conductance equal to [22] . This input conductance is further set equal to the source conductance for achieving input impedance matching. Under this matching condition, the noise factor of a single mixer excluding the PD linearizer is derived as (12) where , , and are the output load of the mixer, the bias current of , and the amplitude of the LO signal, respectively. Injecting a current-bleeding current into the switching stage of the mixer shown in Fig. 9 moderately reduces and meanwhile enlarges without depressing voltage headroom of the switching stage, thereby improving conversion gain [24] . Equation (12) indicates that the reduced and enlarged further improves the NF. To make a good tradeoff among the conversion gain, NF, and linearity, and with a gate width of 30 m, with a gate width of 25 m, and of 800 are set, respectively. The mixer with an output IF amplifier dissipates 7.1 mW at a supply voltage of 1.8 V. Fig. 11 compares the simulated conversion gain and NF of a single mixer with and without a PD linearizer. As can be seen in the entire operating band, the conversion gain of a single mixer with a PD linearizer exhibits a maximum degradation of 1.7 dB compared to a single mixer without a PD linearizer. This finding is due to the reduction of . Meanwhile, the NF of a single mixer with a PD linearizer is slightly degraded due to a similar reason. Fig. 12 shows the simulated and of a single mixer with an ideal balun at the RF input. In this simulation, the post-layout effects on the design performance are included using Agilent Momentum simulator. According to the simulation results, the and of a single mixer with a PD linearizer exhibit a maximum improvement of 10 dB compared to a single mixer without a PD linearizer.
C. Bifilar Transformer-Based GIPD Balun
The bifilar transformer-based balun, which has a high CMRR over a wide frequency range due to its symmetric structure, is used in this work. This balun is fabricated with GIPD technology, thus obtaining a high -factor. To achieve maximum gain transformation, the interstage matching of cascaded LNA, balun, and I/Q demodulator must be designed carefully. Fig. 13(a) illustrates the equivalent cascaded circuit. According to Fig. 13(a) , the GIPD balun serves as the output load of LNA in which is the real part of equivalent output impedance of the LNA; represents the magnetic coupling coefficient of the GIPD balun; refers to the primary inductance of the GIPD balun; denotes the secondary inductance of GIPD balun in an equivalent differential half-circuit; represents the primary capacitances including the parasitic capacitance of primary winding, the equivalent output capacitance of the LNA, and the shunt metal-insulator-metal (MIM) capacitor ; denotes the secondary capacitances, including the parasitic capacitance of secondary winding, the shunt MIM capacitor , and the input capacitance of the I/Q demodulator in an equivalent differential half-circuit; and as well as represent the parasitic resistances of and , respectively. According to Fig. 13(a) , the secondary winding of the GIPD balun connects with the I/Q demodulator, in which is the differential equivalent input impedance of the I/Q demodulator, and represents the real part of the differential input impedance of a single mixer. For a mixer in CCC-CG topology, is expressed as [22] ( 13) where is given in (8) . Significantly, the interstage matching of cascaded stages can be achieved by designing the GIPD balun, owing to that the proposed bifilar transformer-based GIPD balun has an impedance transformation between primary and secondary windings. Fig. 13(b) illustrates the equivalent cascaded circuit with parasitic capacitances and a differential half-circuit, in which the GIPD balun is modeled as a coupling of two parallel resonant circuits and with an equivalent input impedance . Therefore, the bandwidth of can be designed by tuning resonant frequencies and , which are given as [25] 
where denotes the resonant frequency of a single resonator. The transformer ratio at the resonant frequencies and is expressed as (15) Equation (15) represents the interstage matching condition for the maximum gain transmission between cascaded stages. A transformer ratio of 2 is used for a given . The resonant frequencies and of the GIPD balun are obtained by designing the value given in (14) , but a tradeoff between the desired bandwidth and in-band ripples must be considered beforehand [25] . In this study, the primary and secondary windings of the GIPD balun are set at two turns each. Accordingly, of 3.5 nH, of 1.7 nH, of 0.5 pF, of 1.5 pF, and of 0.65 are designed, respectively. Fig. 14 shows the proposed bifilar transformer-based GIPD balun in which is the input port of primary winding; and are the differential output ports of secondary winding; the horizontal outside dimension is 852 m; the vertical outside dimension is 762 m; the metal width is 50 m; and the metal spacing is 10 m. In Fig. 14 , the center tap of secondary winding is connected to a common ground. With the help of Ansys' HFSS, this common ground adopts a symmetric three-frame pattern to obtain a higher self-resonant frequency and meanwhile maintain a high CMRR at higher frequencies.
D. Stacked RFE With Consideration of Coupling Effects
In CMOS fabrication, the dummy metal (DM) fill required by chemical mechanical polishing (CMP) process must meet the CMOS metal density rules. However, the generation of an eddy current significantly influences the performance of an inductor with underneath DMs [26] . Therefore, a flipped CMOS inductor coupled with underneath metal markedly degrades the -factor and self-inductance [27] . In this work, the GIPD inductors are placed without overlapping with the flip-chip CMOS RFE to avoid a considerable change in their electrical characteristics. In contrast, the flipped CMOS chip fully covers the GIPD balun, and therefore the effect of coupling between the GIPD balun and flipped CMOS DMs must be addressed. Fulfilling the CMP process requirement generally involves two layout types of CMOS DMs, which are the flipped CMOS chip with symmetric DMs [see Fig. 15(a) ] and asymmetric DMs [see Fig. 15(b) ]. The upper plot of Fig. 16 compares the simulated CMRRs of the GIPD balun stacked below the flipped CMOS chip with symmetric and asymmetric DMs. Obviously, the flipped CMOS chip with asymmetric DMs significantly decreases the CMRR of the GIPD balun at higher frequencies.
As shown in Fig. 2 , the proposed wideband CMOS RFE consists of an LNA and a quadrature down-conversion mixer that includes a pair of mixers with output IF amplifiers. The total estimated power consumption is 18 mW in simulation. To perform circuit co-simulation, the simulated -parameters of the GIPD balun stacked below the flipped CMOS chip with symmetric and asymmetric DMs are obtained by Ansys' HFSS, while the small-signal -parameters of the LNA and mixer including post-layout parasitics are generated using Agilent Technologies' Advanced Design System (ADS) and Momentum simulators. The lower plot of Fig. 16 shows the co-simulations of the cascaded LNA, balun, and I/Q demodulator. Obviously, the GIPD balun stacked below the flipped CMOS chip with symmetric DMs achieves a maximum improvement of 6.5 dB at 6 GHz when compared to that with asymmetric DMs.
IV. EXPERIMENTAL RESULTS
In the implementation of the stacked RFE package, the flipped CMOS chip with a size of 1 1 mm was fabricated using the 0.18-m RF CMOS one-poly-six-metal (1P6M) technology. The external passive components include the two 2.5-turn spiral inductors and one two-turn bifilar transformer balun. They were all realized on a 1.8 1.8 mm GIPD substrate. In the simulation, the parasitics of bondwires, RF pads, and solder bumps are taken into account. Fig. 17(a)-(d) illustrates the chip micrographs of the proposed wideband CMOS RFE. To prevent the GIPD balun from significant performance degradation, CMOS devices and DMs should not be placed underneath the inner opening of the GIPD balun, as shown in the empty region denoted by D in Fig. 17(a) . Moreover, the symmetric CMOS DMs layout shown in Fig. 15(a) is adopted to avoid a quick drop in the CMRR of the GIPD balun at higher frequencies. Notably, a GIPD inductor N45 with a value of nH, shown in Fig. 17(b) , is used for dc testing. To achieve a compact package size, the flipped CMOS chip fully covers the GIPD balun, as shown in Fig. 17(c) . Fig. 17(d) shows a side view of the implemented stacked RFE package.
The stacked RFE package was wire-bonded to a 0.8-mmthick FR4 board for measurement purpose. During the measurement, the external LO and IF baluns with impedance transformation ratio of 1:2 were used to convert between single-ended and differential signals. In addition, the tentative IF frequency is 20 MHz and the LO power of about 6 dBm was set by a signal generator with a four-way quadrature power divider. As a measurement result, the stacked RFE package consumes a dc power of 18 mW. Fig. 18 demonstrates the simulated and measured of the stacked RFE package. Measurement results indicate that a below 10 dB covers a frequency range of 1-6 GHz. Fig. 19 shows the measured results of port-to-port isolation. Owing to the use of the GIPD balun, the reduction of CMOS substrate leakage results in a high LO-to-RF isolation. Fig. 20 plots the simulated and measured conversion gain and NF of the stacked RFE package. Measurement results show a conversion gain of 23-25 dB and an NF of 2.2-2.8 dB within 1-6 GHz. Fig. 21 illustrates the simulated and measured and of the stacked RFE package with a two-tone spacing of 30 MHz. Measurement results further show an of 57-68 dBm and an from 5.2 to 3.5 dBm, in which the degradation at higher frequencies is attributed to the CMRR drop of the GIPD balun. Notably, the was also found degraded at larger two-tone spacing due to the reduced blocking capability of the ac-coupling capacitor between the LNA and mixer. A good agreement between the simulation and measurement results confirms the reliability of the proposed design and co-simulation procedure for a wideband CMOS RFE stacked with GIPDs. Table I summarizes the performance merits of this work, along with a comparison made with the state-of-the-art wideband CMOS RFEs [3] , [6] , [28] - [31] . The comparison reveals that this work achieves the lowest NF as well as superior and with comparable power consumption among the other RFEs. This is primarily due to the use of high-GIPD inductors in the LNA and the low-loss GIPD balun with a high CMRR in between the LNA and mixer. Moreover, the proposed silicon-on-glass solution is smaller in area and cheaper in cost than the full CMOS one. This is because the stacked chip structure greatly reduces the overall occupied area as well as the required CMOS chip area. Furthermore, this work uses the inferior CMOS technology to achieve superior or comparable performance to the others that use advanced CMOS technology. The cost advantage of the proposed solution is more obvious accordingly. Although in this solution the flipped CMOS chip requires some extra bumps to connect the GIPD balun and inductors, it is not a problem because the flip-chip technology involves a redistribution layer process to achieve a high bump density in providing a large number of interconnections.
V. CONCLUSION
This work demonstrates a stacked RFE package based on combined CMOS and GIPD technology. It uses high-GIPDs to overcome the disadvantages of low-integrated passive components in CMOS technology, and thus improves the RF performance of the proposed receiver RFE, resulting in an NF of 2.2-2.8 dB, an of 57-68 dBm, and an from 5.2 to 3.5 dBm over 1-6 GHz. While taking into account the post-layout parasitics of the stacked RFE package in the chip-package co-simulation, the simulation results show a satisfactory correlation with the measurement data. This correlation confirms that the proposed stacked RFE package design can properly consider the coupling effects between the flipped CMOS chip and GIPDs.
